
24 23 22 21 20 19

OAS
(bq24610)
OFB
(bq24617)
QFN-24
TOP VIEW

18
17
16
15
14

7 8 9 10 11 12



bq24610
bq24617

SLUS892 – DECEMBER 2009

Integrated Circuit Precautions

www.ti.com




This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Proper ESD handling techniques should be used to avoid damage to the device.

cau2e

continued on next page



10 V/div
VCC
2 V/div
/PG
2 V/div
VREF
5 V/div
REGN

t - Time = 4 ms/div

PH
LODRV

t - Time = 200 ms/div

10 V/div
PH
5 V/div
LODRV
5 V/div
IBAT
5 V/div
CE

t - Time = 4 ms/div

10 V/div
PH
5 V/div
LODRV
2 A/div
IL
5 V/div
CE

t - Time = 2 s/div

10 V/div

PH

5 V/div

LODRV

IL

0.5 A/div

t - Time = 400 ns/div

IN

ISYS

2 A/div

0 A/div

t - Time = 200 s/div

t - Time = 10 s/div



DETAILED



Input Adapter Current



Power Up


The bq24610/7 uses a SLEEP comparator to determine the source of power on the VCC pin, since VCC can be supplied either from the battery or the adapter. If the VCC voltage is greater than the SRN voltage, bq24610/7 will enable the ACFET and disable BATFET. If all other conditions are met for charging, bq24610/7 will then attempt to charge the battery (See *Enabling and Disabling Charging*). If the SRN voltage is greater than VCC, indicating that the battery is the power source, bq24610/7 enables the BATFET, and enters a low




always recharged and able to keep the high-side power MOSFET on during the next cycle.



Temperature Qualification

The controller continuously





bq24610
bq24617

SLUS892 – DECEMBER 2009

www.ti.com

Battery Detection

For applications with removable battery



MAXIMUM (pin _____) $I_{j10.32} O52.9 T_{f100} T_{z08.54} 54.5513 r_0 g_0 T_{1726.36110} R1=100k$ (giving 12.6V for $j_{10} Du_{100} T_z T_{d8.5513} r_{Sc}$)

$$I_{SAT} \geq I_{CHG} + (1/2) I_{RIPPLE}$$

$$I_{RIPPLE} = \frac{V_{IN}}{f_s} \frac{D(1-D)}{L}$$

√

$$I_{COUT} = \frac{I_{RIPPLE}}{2\sqrt{3}} \approx 0.29 I_{RIPPLE}$$

o $\frac{\quad}{2} \frac{OUT^2}{\quad}$


Input Filter Design

During adapter hot plug-in, the parasitic inductance and input capacitor from the adapter cable form a second order system. The voltage spike at VCC pin maybe beyond IC maximum voltage rating and damage IC. The input filter must be carefully designed and tested to prevent over voltage event on VCC pin. ACP/ACN pin needs to be placed

=

tie analog ground to power ground (PowerPAD should tie to analog ground in this case). A star-connection under PowerPAD is highly recommended.

8. It is critical that the exposed PowerPAD on the backside of the IC package be soldered to the PCB ground. Ensure that there are sufficient thermal vias directly under the PowerPAD.



PACKAGING INFORMATION

--



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should